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論 文 内 容 要 旨          
Electronic devices have been rapidly and dramatically developed for several decades now. So far, scaling down of 
complementary metal–oxide–semiconductors (CMOSs) has realized evolution electronic devices. However, integrated circuits 
suffer from the problems of physical limits, and problems of reactor–capacitor (RC) delay, and power dissipation following the 
scaling down. Recently, three-dimensional (3D) integration and optical interconnection have attracted much attention to solve 
this problem. The former can realize massively and largely scaled integrations that are independent on CMOS miniaturization, 
leading to high-performance large-scale integration. The latter can realize high-speed and high-bandwidth data transmission 
without RC delay and power dispersion. The 3D integration technology also allows heterogeneous integration, providing many 
types of functions such as microelectromechanical systems, sensing devices, actuating devices, analog radio frequency, optics, 
and photonics, as well as CMOS devices. Consequently, the heterogeneous integration would lead to multi-functional 
innovative systems.  
In this thesis, the assembly technologies are considered as anticipated technology challenges to realize high-performance 
and multi-function optoelectronic 3D integration and to massively develop the systems because this assembly deals with many 
different-sized devices made of different materials with a wide range of functions. As a result, the assembly process and 
equipment become complicated and expensive. Generally, assembly technologies require more precise device alignments, high 
throughput, and high yields compared with conventional integration systems. To achieve the technology challenge of 3D 
integration, a liquid-surface-tension-driven self-assembly method applicable to 3D integration has been proposed and 
developed. In this method, assembly sites that correspond to the chip size are prepared on a substrate, where the assembly sites 
and the surrounding area are made hydrophilic and hydrophobic, respectively. Subsequently, liquid droplets such as water and 
adhesives are supplied to the assembly sites, and are confined inside the sites. Then, known good dies (KGDs) are released to 
the liquid droplets. Immediately after the KGDs release, they are aligned to the assembly sites by liquid surface tensions. 
Self-assembly can deal with various chips and devices on a massive scale and in a wafer-level batch process. In addition, it can 
realize higher alignment accuracies of the device as well as higher throughput and yield compared with the conventional 
method with tradeoff between the throughput and alignment accuracy. Complicated alignment equipment and programs are 
also unnecessary for the self-assembly method. 
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So far, although most studies have discussed restoring forces and potentials derived from liquid surface tension during 
self-assembly, few studies have discussed the alignment accuracies of self-assembly. The resulting alignment accuracies of the 
assembled chips are known to be complicatedly affected by many parameters such as the chip-release conditions, sizes, liquid 
volume, and so on. It remains to be very difficult to estimate the resulting alignment accuracy because of complicated 
relationships among parameters and alignment accuracy. On the other hand, the dynamic models with numerical analysis 
methods can accesses not the alignment accuracy but dynamic self-assembly behavior. This is because models are represented 
under excess predefined conditions to avoid the complicities. For example, one of predefined conditions is that the liquid 
droplet does not spill out from the hydrophilic assembly site to the surrounding hydrophobic area. However, unexpected 
misalignments often occur in the self-assembly process. To put self-assembly to practical uses for highly integrated systems, it 
is necessary to provide robustness against misalignment to the self-assembly process. Here, the robustness means obtaining 
repeatable accurate alignment with high precision. It is also important for self-assembly to improve not only the alignment 
accuracy but also the alignment precision. To provide the robustness, the dominant parameters on alignment accuracy are 
required to be appropriately extracted and optimized. Meanwhile, liquid contact line is observed to spread outside of the 
assembly site and becomes dewetted at the assembly site to be wetted during self-assembly by high-speed camera 
photographing. There, we build a hypothesis that the edge structures of the self-assembled sites would influenced on the final 
liquid contact line, the resulting alignment, and chip behavior just before the self-assembly completion. Therefore, we verify 
the hypothesis experimentally, and finally establish a guideline to enhance self-assembly robustness.  
Wettabilities and self-assembly behavior of chips with eight edges and substrates with two edges were investigated to 
verify the hypothesis. In the self-assembly experiments, the results indicated that chips and substrates with higher step and 
hydrophobicity in the surrounding area can successfully achieve accurate and precise alignment within 2.0 μm, of which the 
value was a criteria provided from accuracies and precision in test sample fabrication process. On the other hand, lower step 
and hydrophobicity brought about chip misalignments. These alignment results can be described by the moving direction of 
liquid contact line during dynamic behavior of self-assembly. In other words, chips alignments depends on whether liquid 
contact lines move horizontally across boundary of hydrophilic and hydrophobic region or vertically on the step sidewall. In 
addition, a guideline to achieve accurate and precise alignment from self-assembly process was established. This versatile 
guideline was designed so that self-assemblies with high-alignment accuracies and precision require a high step structure at the 
edge of the assembly sites on the substrates and chips and the strong hydrophobicity in the surrounding areas. Chapter 2 
presents these results and their discussions. 
Chapter 3 deals with optical interconnection. In particular, optical interconnection capable of high-speed and 
high-bandwidth data transmission is essential to realize a highly integrated 3D heterogeneous system. Optical interconnections 
also have been paid much attention in wide range of data transmission length. On-board and off-chip level interconnection 
utilizes laser diodes (LDs), vertical-cavity surface-emitting lasers (VCSELs) and photodiodes with longer rectangular structure 
to realize high-density parallel optical data transmission. However, an issue arises in which light-emitting devices such as LDs 
and VCSELs cannot be monolithically integrated with silicon. Therefore, the light-emitting devices require off-chip or 
heterogeneous integrations. In addition, because misalignments in the optical axes result in a coupling loss, the assembly of the 
optical device needs accurate and precise alignment accuracy. Self-assembly can satisfy these demands. On the other hand, no 
research groups have discussed alignment accuracies of rectangular chips with high aspect ratio of length to width. In Chapter 
3, self-assembly using long rectangular chips such as 12-channel VCSEL array chips is demonstrated. A restoring force derived 
from surface tension acting on a side on the long rectangular chips is proportional to the side length. The long rectangular chips 
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provide a larger difference in the restoring forces between two sides, resulting in misalignment in the direction parallel to the 
long side of a chip. Therefore, to enhance the restoring force acting on the short side, a method that partitions the single 
assembly site into several sites along the long side is proposed in addition to introduction of similar edge structure in assembly 
sites of the VCSEL chip to that in Chapter 2. Firstly, when the liquids are approximately considered as a parallelepiped, the 
restoring forces of liquids in X- and Y-directions were estimated. And then, the resultant force acting on short edge of the 
rectangular chip with 12 separate sites is estimated to be 415 μN when the chip exists 250 μm away from the center of the 
assembly site on the substrate. On the other hand, the resultant forces acting on that of the chip with one area was 36 μN. The 
resultant forces acting on the long edge of the rectangular chip with 12 separate sites became almost equivalent to that of 287 
μN on the short edge. In the self-assembly experiments, the substrate has 12 separate sites with the same lateral sizes to a 
pattern of 4-μm thick insulation layer for a 1ch VCSEL, in which 12 separate sites along the insulation layers on the 
12ch-VCSEL were also employed as the edge structure that is helpful to obtain high alignment accuracy. VCSEL chip was 
successfully self-assembled with high alignment accuracies of within 2.0 μm. After the self-assembly of the VCSEL, it was 
thermally compressed to the substrate using In/Au bumps. An 850-nm emitted light of device channels on the chip and the 
current–voltage curves after VCESL bonding were successfully confirmed. In Chapter 3, the self-assembly of rectangular chip 
with high aspect ratio of length to width such as VCSEL for optical interconnection were successfully demonstrated. 
Chapter 4 describes the new self-assembly method using a functional liquid. Cu/Sn-based bumps are widely used in 
electronic device industries. Cu/Sn-based microbump connection is one of the strong candidates for connecting the upper layer 
with the lower layer in 3D integration owing to its excellent physical properties, low cost, and high reliability. However, a 
Sn-based metal easily forms metal–oxide layer which leads to conduction failure. Here, self-assembly using a water-soluble 
flux is proposed. The flux serves as a functional liquid to eliminate the metal oxide and to assemble the chip on the substrate. In 
evaluations of surface tension and contact angle measurement, when the flux concentration becomes higher, the surface tension 
of the aqueous solutions becomes much smaller, compared with that of 72.25 N/m of water. The surface tension of a 5% flux 
solution is approximately half that of water. The resultant contact angles on the hydrophilic assembly site and on the 
hydrophobic area in the substrate were 21.7°and 95.2°, respectively. From the results of a series of wettability evaluations, 
0%–10% flux was chosen for self-assembly using chips with Cu/Ni/Au bumps and substrates with Cu/Sn bumps. The chip 
self-assembly could realize accurate and precise alignment within 2.0 µm in all flux concentration. Providing an initial offset to 
chips before chip releasing, self-assembly using the low-concentration flux could obtain high alignment accuracies. In contrast, 
self-assembly using the high-concentration flux resulted in misalignment when the chips provided a large initial offset. In 
self-assembly with the high-concentration flux, unrecoverable spilling of liquid to the surrounding area was found out by 
high-speed camera photographing. These results indicated that external parameters such as initial offsets tend to influence on 
the resulting alignment accuracy for self-assembly with low-surface-tension liquid. After the thermal compression for bump 
bonding, the current–voltage characteristics of the bump chains were confirmed. The bump chains on the chip self-assembled 
with 2% and 10% flux were 35.8 and 32.6 mΩ per joint, respectively. Using water for self-assembly, the chips and substrates 
were immediately separated after thermal bonding. The results indicated that the flux solution eliminated metal–oxide layers at 
the bump surface. Furthermore, the successful self-assembly using the flux also showed the possibility of self-assembly using 
not only water but also other functional liquids with low-surfaces tension.  
In the bump connections, high reliability over a long period is also important. Conventionally, capillary underfill (CUF) 
materials are injected after bump bonding. However, in 3D integration, CUF suffers from some difficulties in filling narrow 
gaps. In addition, the CUF process throughput is very low due to the one-by-one injection. Recently, wafer-level pre-underfill 
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materials such as non-conductive films (NCFs) have been developed to overcome problems of CUF. However, even the 
NCF-covered KGDs remain to be assembled to substrates by one-by-one methods. Therefore, a novel assembly process with 
high throughput and alignment accuracy are required. In Chapter 5, a new batch assembly method with self-assembly using 
NCFs is proposed in which NCF-covered KGDs are self-assembled onto an interposer in a flip-chip fashion, and are bonded in 
wafer-level batch manner, followed by chip thinning and TSV formation. After the first layer stacking is completed, these 
processes are repeated for the second layer chips stacking on the first layer chips. This method can realize unprecedented 
wafer-level assembly with high throughput, the accurate alignment of KGDs, and interconnection reliability between layers of 
3D integration. In Chapter 5, the feasibility of the proposed assembly method was verified. In self-assembly evaluation, to 
obtain high-alignment accuracy, KGDs were singulated with the size difference of the maximum 3.4 μm using accurate and 
precise saw dicing which provides high-step edge structure to the NCF-covered KGDs, as discussed in Chapter 2. 
Self-assembly using NCF-covered KGDs with less than 3.5-μm alignment accuracies was successfully achieved. Excellent 
electrical characteristics of the microbump chain through 7396 Cu/Sn microbumps with a 10-μm size and 30-μm pitch can be 
obtained in which the impedance is 32 mΩ per joint, on average, which is suitable for microbump and chain structures. No 
voids and resin residue are present among the microbumps. Thereafter, thermal cycle tests (TCTs) were performed. The 
differences in the impedance during 1000 TCTs were within 5% of the initial values. Moreover, chips for the second layer were 
self-assembled on the first-layer chips with a 4.0-μm alignment accuracy, which allows for adequate electrical connection of 
10-μm-sized microbumps without short failures. The results suggests the possibility of realizing multi-layer 3D stacking of 
NCF-covered KGDs using the self-assembly method. Self-assembly technology that is capable of high-throughput, high-yield, 
high-alignment accuracy, and reliability was successfully demonstrated using NCF-covered KGDs.  
As a result of this work, self-assembly technologies have been developed as a 3D integration technology for an 
optoelectronic heterogeneous system. Such high-performance and multi-functional optoelectronic heterogeneous system leads 
to innovative and intelligence society to realize next-generation technology. 
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